) ]

中なほ響の

. . **.** . .

ෙව්ට රෙවර ව්මාශිද්ශිල

化聚基金基度 计可存储计算

US-PAT-NO:

6709874

DOCUMENT-IDENTIFIER: US 6709874 B2
\*\*See image for Certificate of Correction\*\*

TITLE: Method of manufacturing a metal cap layer for preventing

damascene conductive

lines from oxidation

----- KWIC -----

Brief Summary Text - BSTX (7):

A disadvantage of manufacturing MRAMs is that copper is the preferred material for conductive lines, due to the excellent conductive properties of copper compared to aluminum and other conventional metals used in semiconductor technology. A problem with using copper in the BEOL is that the copper-conductive lines must be formed using a damascene process. In a damascene process, a dielectric layer is formed, and the dielectric layer is patterned and etched to form trenches that the conductive copper lines will be formed in. When copper is used, typically a seed layer and other copper liners are used, followed by a copper fall that may be electroplated for improved fill results, for example. Copper is unable to be etched directly due to the process limitations of the copper material.

Detailed Description Text - DETX (4): In copper damascene BEOL prior art structures, to form copper wiring patterns, copper is deposited over patterns or trenches in an inter-level-dielectric (ILD) and then chemically-mechanically polished (CMP). A dielectric cap layer comprised of silicon nitride, for example, is usually deposited over the copper to protect the exposed copper surface, because copper is easily oxidized. This silicon nitrid cap layer is etched using a hard mask during the next level via RIE process to protect the copper from exposing to the resist striping process.

115006769874

12) United States Patent Ning

(10) Patent No.: (45) Date of Patent:

54) METHOD OF MANUFACTURING A METAL CAP LAYER FOR PREVENTING BAMASCENE CONDUCTIVE LINES FROM OXIDATION

75) Inventor: Xian J. Ning, Mohegan Lake, NY (US)

73) Assignce: Influeon Technologies AG, Munich

\*) Notice: Subject to any disclaimer, the term of this pawer is extended or adjusted under 35 U.S.C. 154(b) by 18 days.

21) Appl. No.: 09/798,101

22) Filed: Mar. 2, 2001

55) Prior Publication Data US 2002/0096775 A1 Jul. 25, 2002

Related U.S. Application Data

(50) Provisional application No. 60/253,993, filed on Jan. 24, 2001.

51) Int. Cl. H01L 21/00 52) U.S. Cl. 438/625; 438/625; 438/625; 438/626; 433/627; 438/628; 438/632; 438/631; 438/642; 433/643; 438/644; 438/645; 438/648; 438/672; 438/653; 438/683; 438/687; 438/688; 438/622

References Cited

56)

U.S. PATENT DOCUMENTS

5,674,787 A \* 10/1997 Zhao c 5,695,810 A 12/1997 Dubin 5,747,379 A \* 5/1998 Huxes 6,114,243 A \* 9,7080 Gupta 6,165,803 A \* 12/2089 Chan 6,251,774 B1 \* 5/2001 Harada 6,251,786 B1 \* 6/2001 Zhou c

OTHER PUBLICA

Rajoev Bajaj, et al., Manufacturab. Approaches for Development of a Sep. 7-9, 1999 VMIC Conference,

Srini Raghavan, et al., Electrochem and Tantalum in Silica Slurries Cor Sep. 7-9, 1999 VMIC Conference.

Maria Peterson, et al., Controlling scene Structures Through Slurry I VMIC Conference, 1999 IMIC.


· cited by exeminer

Primary Examines—Evan Pen Assistant Examiner—David A. Zari (74) Attorney, Agent, or Firm—Sla

(57) ABSTRAC

A semiconductor device (100) having BEOL structure. A metal cap layer conductive lines (118) to prevent oxilines (118) during subsequent process layer (120) comprises a materiative line (118) material that is restructure (100) is particularly benefit

20 Claims, 1 Draw





🗘 Details is Text 🔯 Image 🖺 HTML


KWIC

O Details 影 Text a Image 智 HTML

Full







insulating layers. Because each layer of magnetic material is very thin, e.g., less than 100 Angstroms, the magnetic material deposition preferably is by PVD, although other methods may be used. The magnetic stack 218 bottom magnetic layer is coupled to and makes electrical contact with the conductive lines 210 which may comprise wordlines, for example.

63

鸖

23

\*\*

-

-04

٥

Q

Qţ

÷

Q

Q

000

a

٠

ø

884

2

ð

a

G

B

[3027] In accordance with the present invention, a layer 240 is deposited over the magnetic stacks 218. The layer 240 serves as hard mask for the magnetic stack 218 etch. The hard mask layer 240 may comprise, for example, an oxide cap comprising silicon oxide. Alternatively, the hard mask layer 240 may comprise other materials such as TiN, W, TaN, Ta, as examples. The hard mask layer 240 and magnetic layers are then patterned to form magnetic stacks 218. A resist (not shown) may be deposited and patterned with the magnetic stack pattern, and the pattern transferred to the hard mask layer 240. The resist is removed and the hard mask layer 240 is used to pattern the magnetic stack material 218.

[0028] Next, a dielectric layer 216, such as silicon nitride, is deposited over the magnetic stacks 218, filling the spaces between the magnetic stacks 218. The wafer 200 is planarized by, for example, chemical-mechanical polishing (CMP) using the hard mask layer or oxide cap 240 as a polish stop. The CMP process removes excess silicon nitride 216 to provide a planar surface which is co-planar with the silicon oxide cap 240.

[0029] A photo-lithography and etch process (not shown) are used to remove layer 216 in non-array region 206. Then a dielectric liner 242 is deposited over the magnetic stacks 218, conductive lines 210, and dielectric 208. The dielectric liner 242 preferably comprises silicon nitride and alternatively may comprise silicon carbide, for example. The dielectric liner 242 may be, for example, about 300 Angstroms thick. The dielectric liner 242 serves as an etch stop layer for subsequent processing steps.

[0030] A dielectric layer 220 is deposited over the dielectric liner 242, as shown in FIG. 2. The dielectric layer 220 serves as an ILD layer. The dielectric layer 220 preferably comprises, for example, silicon oxide.

Alternatively, dielectric layer 220 may comprise other dielectric materials such as Silk.TM., fluorinated silicon glass, FOX.TM., as examples. The surface of the dielectric layer 220 is planarized, for example, by CMP to provide a

Details 實 Text 知 Image 5 HTML FULL



(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2002 Ning et al. (43) Pub. Date:

(54) METAL HARD MASK FOR ILD RIE PROCESSING OF SEMICONDUCTOR MEMORY DEVICES TO PREVENT OXIDATION OF CONDUCTIVE LINES

(76) Inventors: Kian J. Ning, Muhegan Leke, NY
(US); Joachim Nuetzel, Fishkili, NY
(US)

Correspondence Address: SLATER & MATSIL, L.L.P. 17950 PRESTON RD, SUITE 1000 DALLAS, TX 75252-5793 (US)

(21) Appl. No.: 89/824,596

(22) Filad: Apr. 2, 2001

Related U.S. Application


(53) Non-provisional of provision 60:263,991, filed on Jan. 24, 26

Publication Classific

(51) Int. Cl.<sup>7</sup> (52) U.S. Cl.

(57) ABSTRACT

memory array integrated circuit (300 (244) and reactive ion etching (RIE) (244) prevents oxidation of underly (210).



♥ Details 影 Text 協 Image [警 HTML

Full

